







	<b>Author</b>	<b>Approved by</b>
	Xiang	Xiang
	<b>Date</b>	<b>Note</b>
REV1.0	2018/04/17	Initial Version
REV1.1	2018/05/30	1. remove network on PIN23 2. remove network on PIN7 and PIN8 of J50 3. add adjusted 4.2V LDO 4. U5 is changed to GD25Q16E 5. add 3V3 LDO 6. change C30 footprint to 0603C 7. add Flash RESET button 8. add JTAG connector and PE3 9. change C29 and C12 to 1uF/0402
REV1.2	2018/06/24	1. swap J56 2. network of TL_VBAT on J56 is changed to VBUS. 3. add resistor on J57 4. update symbol of J57 5. add a sop-208mil flash 6. add note about SW1 and SW2 7. add note about Line-in/out jack 8. add note about J56 9. change footprint of button 10. change footprint of U8 11. update resistor value used in LDO-4.2V 12. update symbol of TL9518A
REV1.3	2018/07/27	1. the network of J56`s PIN1 and U4`s PIN6 are changed to BEVK_3V3 2. the network of U4`s PIN1 and PIN5 are changed to VDD_L 3. the network of J51`s PIN9 and PIN11 are changed to VDD_L 4. the network of J51`s PIN10 is changed to TL_IO 5. the network of J51`s PIN12 is changed to TL_VBAT 6. swap the network of J24`s PIN2 and J24`s PIN3 7. correct the silkscreen of J20`s PIN1/3/5/7/9 8. update the value of C6/7, L1 9. update the value of L3/4.
REV1.4	2022/03/06	1. add L5 to RF,change L1 L5 C6 C7 to 0201



Title		
TELINK		
Size	Document Number	Rev
A4	C1T213A20	V1.4
Date:	Sunday, March 06, 2022	Sheet 2 of 4



- <<DM
- <<DP
- <<TL\_PA5\_DM
- <<TL\_PA6\_DP
- <<TL\_PB0
- <<TL\_PB1
- <<TL\_PB2\_I2CSCK
- <<TL\_PB3\_I2CSDA
- <<TL\_PB3\_I2CSDA
- <<TL\_PB4
- <<TL\_PB5
- <<TL\_PB6
- <<TL\_PB7
- <<TL\_AIPL1
- <<TL\_AINL1
- <<TL\_AINR1
- <<TL\_AIPR1
- <<TL\_MICBIAS
- <<TL\_AOPHPL
- <<TL\_AONHPL
- <<TL\_AONHPR
- <<TL\_AOPHPR
- <<TL\_PC0
- <<TL\_PC1
- <<TL\_PC2
- <<TL\_PC3\_I2SBCK
- <<TL\_PC4\_ADC\_LR
- <<TL\_PC5\_ADC\_DAT
- <<TL\_PC6\_DAC\_LR
- <<TL\_PC7\_DAC\_DAT
- <<TL\_PD2
- <<TL\_PD3
- <<TL\_PD4\_DMICDAT
- <<TL\_PD5\_DMICCLK1
- <<TL\_PD6\_DMICCLK2
- <<TL\_PD7
- <<TL\_PE0\_UART1\_TX
- <<TL\_PE1\_UART1\_CTS
- <<TL\_PE2\_UART1\_RTX
- <<TL\_PE3\_UART1\_RTS
- <<TL\_PA0\_I2SCLK
- <<TL\_PA1\_SPI\_SLV\_CN
- <<TL\_PA2\_SPI\_SLV\_CK
- <<TL\_PA3\_SPI\_SLV\_DI
- <<TL\_PA4\_SPI\_SLV\_DO
- <<TL\_RST

<<DM  
 <<DP  
 <<TL\_PA5\_DM  
 <<TL\_PA6\_DP  
 <<TL\_PB0  
 <<TL\_PB1  
 <<TL\_PB2\_I2CCLK  
 <<TL\_PB3\_I2CSDA  
 <<TL\_PB3\_I2CSDA  
 <<TL\_PB4  
 <<TL\_PB5  
 <<TL\_PB6  
 <<TL\_PB7  
 <<TL\_AIPL1  
 <<TL\_AINL1  
 <<TL\_AINR1  
 <<TL\_AIPR1  
 <<TL\_MICBIAS  
 <<TL\_AOPHPL  
 <<TL\_AONHPL  
 <<TL\_AONHPR  
 <<TL\_AOPHPR  
 <<TL\_PC0  
 <<TL\_PC1  
 <<TL\_PC2  
 <<TL\_PC3\_I2SBCK  
 <<TL\_PC4\_ADC\_LR  
 <<TL\_PC5\_ADC\_DAT  
 <<TL\_PC6\_DAC\_LR  
 <<TL\_PC7\_DAC\_DAT  
 <<TL\_PD2  
 <<TL\_PD3  
 <<TL\_PD4\_DMICDAT  
 <<TL\_PD5\_DMICCLK1  
 <<TL\_PD6\_DMICCLK2  
 <<TL\_PD7  
 <<TL\_PE0\_UART1\_TX  
 <<TL\_PE1\_UART1\_CTS  
 <<TL\_PE2\_UART1\_RTX  
 <<TL\_PE3\_UART1\_RTS  
 <<TL\_PA0\_I2SCLK  
 <<TL\_PA1\_SPI\_SLV\_CN  
 <<TL\_PA2\_SPI\_SLV\_OK  
 <<TL\_PA3\_SPI\_SLV\_DI  
 <<TL\_PA4\_SPI\_SLV\_DO  
 <<TL\_RST

